En alvast een paar hoofdstukken Deel II:
Part II
Oscillators
Voice oscillators
DIY constructed vowel oscillators
Noise oscillators
Noise pattern examples
Multiplexed Noise
Creating Noise octaves
Shift Register feedback Noise
Compared Noise
Digital tube Noise
Formant Oscillator
Pattern formant examples
Cascading Pattern formant
Formant modulation
Multiplexed timbre control
Cascading formant with DAConverter
Formant by Sync examples
Formant by phase examples
PWM oscillators
Compare signal experiments
Variable Dual Pulsewidth oscillator
AD converted oscillators
Various experiments
Digital oscillators
Autonomous EG-Logic inverter oscilator
Creating tremolo
Logic trumpe
tLogic Perlin Noise oscillators
4-counter oscillators
8-counter oscillators
Compare signal Switches
Shift Register Timbre oscillator
s
Digital Delayed Clock oscillators
Digital Waveshape oscillators
Digital Duo oscillators
Digital Op-amps
Digital Harmonic oscillator
Logic Self-Sync oscillator
Granular oscillators
Granular Sine blocks
Granular Dual Delay oscillator
Granular Wavetable oscillator
Granular grainlength control
Granular Bode Sine blocks
Big granular experiments
Logic oscillations
Logic RM
Logic Shape oscillator
Logic Wave switch oscillator
Logic Formant matrix oscillator
Op-Amps
Feedback test
s
Sine oscillator
Sawtooth oscillator
Pulse oscillators
Waveforms
Shape oscillators
Pseudo-physical modeling osc
Dual Wavetable with Sync osc's
Filters
High-Lowpass by Compare
MinMax filter
Switch filter
s
4-pole Bandpass
All pass with fb
Sample delayed fb experiments
6-Phase filter
DIY Comb with lfoBig Comb
Filterbanks
Little filterbank
24-Notch filter
8-Channel Filterbank
Serge like equalizing
Phase Delayed filterstructures
Comb filter
4-Phase filter
4-Stage filters with delay control
Quadrature filter experiments
4-Stage Logic Delay filters
Logic Delay filters with coefficients
8-Delay filter
Shift register experiments
FIR Filter experiments
8-Stage filter
12-Phase filter
Level converted feedback
Dual Delay filtering
Logic buffer filters
Small logic buffer
Large logic buffer filtering
Large logic buffer with harmonic control
Filter combinations
Clock Delayed 8-Stage filters
Multiplexed buffer mixing
Delay Shift Register tunable coefficients filter
s
Digital Wavescan filters
Switches and filtering
Shift Register Matrix filtering
Coefficients with switch modules
Coefficients with switch filterbank
Op-Amp filtering
Diverse experiments
Logic II
Logic and triggering
Gate variations
Coefficients with switch modules
Gate combinations
Two 4Counters experiments
Flip-flop Logics
D-input trigger experiments
Delayd Q-feedback
EXOR Gate Flip-flop
Cascading Flip-flop experiments
8-Counter S-triggering
D-S Flip-flop architectures
S-Flip-flop Q-compare
Q2 Delayd Flip-flop FB
Logic 4-Counter reset
Gate and Flip-flop FB experiments
Logic feedback
Gate FB experiments
1-Bit equality circuit
Logic Ring-Noise architectures
With modulation
Logic noise with multiplexers
Logic Fun
1-Octave fun
Separate triggering
Triggering in phase degrees
Three NAND gates as D-trigger
Tunable DA Converter as D-input Flip-flop module
With modulations
Multiplexer Gate trigger experiments
Multiplexed switched digital clock rates
Digital clocks with analogue temo knob
Rate switched digital clock swing
Various experiments
Clocked Logic rhythm
Variable Clock Delay experiments
Logic Delay feedback patterns
Logic and audio
Logic FB audio II experiments
Logic tuning and sequencing
Toggle DA Converter tests
Logic Ramp wave experiments
With reset
Linear
Exponetial
Logic ring modulation II
experiments
Logic tuning switches
Little logic sequencer architectures
Large logic multiplexing
Logic Birds
8-Counter logic
Logic level controlled clock point Clock trigger
Logic level controlled clock point Clock trigger,
pattern controlled
4-stack triggering pattern modulated
multiplexer experiments
Logic Barber Poles
5-Phase digital Barber Pole Generator
6-Phase digital Barber Pole Generator
Complex Logic
Four 8-Counters, pattern modulated
multiplexers and Logic gate examples
Q1 and Q2 trigger matrix
8-Counter count down
Bin Counter Count Down stack sequencers
Cellular Logic
Switched logic matrix loop examples
Logic Sequencers
Bin Counter, gates DA Converter examples
Logic Sequencer with different Logic gates
Extended logic sequencing experiments
Logic Sequencer with static note and trigger switching
Logic Sequencer with static note and trigger switches
and flexible multiplexer
Multiplexer module to switch between logic gate types
The Big Logic Sequencer with inversion
Patterns and Sequencers
LFO based patterns
8-LFO-DA Converter pattern examples
Phase counters
Compare level breaks
LFO sequencing with Min-Max module
LFO-Flip-flop sequencer experiments
LFO controlled tunable patterns
Little pattern structures
Min-Max pattern experiments
Complex shaped patterns
Tunable random Sample & Hold pattern
Delayed pattern trigger and resets experiments
Clock Delayed pattern FB examples
Pattern with Shift Register delayed feedback using
a multiplexer module
Dual multiplexed patterns
Tuned Logic Chaos patterns
PLL patterns
Q1 and Q2 compared Phase-lock loop patterns
In degrees synced phase pattern
Random in degrees synced triggering
Flip-flops and patterns
Flip-flop Q2 Reset
S Flip-flop level trigger using a Multiplexer module
With feedback Logic Gates
Cascading D-S Flip-flop Sequencers
8-Counter Flip-flop Resetting
8-Counter Flip-flop reset pattern
Feedback counted pattern
D Flip-flop pattern Clocked Delayed D input
S Flip-flop pattern Clocked Delayed D input Value Switch
Clock Delayed pattern controls Multiplexer
8-Step sequencing
Multiplexer pattern
8-Step tunable Sequencer examples
8-Step patterns
Examples 1-9
8-step tunable patterns with skip
8-Counter triggering
8-Counter triggering with divided Q1 Reset
8-Counter triggering with divided Q2 Reset Pulse
length modulation
Q1 and Q2 XOR gatedClock Delayed Reset examples
Decrement pattern experiment
10-Decrement CounterUp-Down tuned Pattern
8-Counter Switch trigger Up-Down tuned Patterns
Pattern modulated multiplexers
Mux pattern examples
Clock shuffle with Delay Shift Register
module architectures
Clock shuffle architecture with eight Clocked Delay modules
AD/DA converters and patterns
AD-DA converter triggering
AD-DA converter tunings
AD converted Flip-flop patterns
On-Off DA converter
BinCounter pattern
Clocked Delay-DA Converter tuning
DA Logic and Clock Delayed converter pattern
Klee Pattern Registry Shifted Sequencers
Bin Counter module and patterns
Bin Counter triggering with pulse length modulation
Bin Counter level compared trig resetting
Complex triggering
Level Compare and XOR gate retrig
Level Compare and OR gate pattern modulated
Logic pulse width retrig examples
Logic XOR Stack triggering
Logic Stack trigger experiments
DA converted 8-Counter multplexed stacks
Sequencer/Pattern combination triggering
Pattern modulated delayed trigger examples
Pattern based Mux trigger examples
DA patterns
On-off note experiments
Complex switch architectures
ON-OFF DA converter Sequencers
ON-OFF DA converter with 4-Switch Sequencers
With different logic gates
Nog een paar hoofdstukken.
Straks kom ik jullie overhoren